Does the Stratix® II have data rate restriction on high speed differential I/O channels for the 1508-pin package? - Does the Stratix® II have data rate restriction on high speed differential I/O channels for the 1508-pin package? Description Previous to version 3.1 of the Stratix ® II Handbook volume 2 chapter 5 High-Speed Differential I/O Interfaces with DPA in Stratix II Devices stated channels more than 23 rows away from the center FPLLs (not including the reference clock row) could not operate at 1Gbps for devices offered in the 1508-pin package. However, Altera ® performed further characterization and increased performance for slow speed channels to over 1Gbps(-3,-4)/840Mbps(-5). Custom Fields values: ['novalue'] Troubleshooting novalue False ['novalue'] ['novalue'] novalue novalue ['Stratix® II FPGAs'] ['novalue'] ['novalue'] ['novalue']