When you run the Agilex™ 7 FPGA EMIF IP example design or Agilex™ 7 FPGA HBM2E example design on hardware, you may see the drivers fail with the errors (read data mismatch) in Quartus® Prime Pro Edition Software version 23.3? - When you run the Agilex™ 7 FPGA EMIF IP example design or Agilex™ 7 FPGA HBM2E example design on hardware, you may see the drivers fail with the errors (read data mismatch) in Quartus® Prime Pro Edition Software version 23.3? Description Due to a problem in Quartus® Prime Pro Edition Software version 23.3, you might encounter this issue. Resolution To workaround this problem Quartus® Prime Pro Edition Software versions 23.3 and older version : Note: Make sure to put the bin folder, and the script in the same directory. Also, grab the resource for the system-console before executing the command. Type the following command in a terminal: system-console --script=testengine_script.tcl --sof=ed_synth.sof --update=1 --n-loops=4 Where, --sof= Specify the path where sof is located -update= is a key to program the .hex files in the "bin" directory. You should set it to 1 when you are running the traffic first time. -loops= Number of loops b. testengine_script.tcl file to be attached Issue has been fixed in Quartus® Prime Pro Edition Software version 23.4 . Custom Fields values: ['novalue'] Troubleshooting 14020172628 False ['novalue'] ['FPGA Dev Tools Quartus® Prime Software'] 24.3 23.3 ['Agilex™ 7 FPGA M-Series'] ['novalue'] ['novalue'] ['novalue'] - 2024-03-18

external_document