D16550 - 16550 Configurable UART with FIFO - D16550 - 16550 Configurable UART with FIFO Based in Poland, European Union, our company provides Verilog and VHDL high quality synthesizable IP Cores of processors and microcontrollers, bus interfaces, arithmetic coprocessors and components… Intel® Arria® 10 SX SoC FPGA Cyclone® III FPGA Cyclone® IV GX FPGA Intel Agilex® 5 FPGAs and SoC FPGAs E-Series Intel® MAX® 10 FPGA Cyclone® V SX SoC FPGA Arria® V GZ FPGA Intel Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series MAX® V CPLD Intel Agilex® 7 FPGAs and SoC FPGAs I-Series Arria® V SX SoC FPGA Intel® Stratix® 10 DX FPGA Intel® Stratix® 10 SX SoC FPGA Intel Agilex® 7 FPGAs and SoC FPGAs M-Series Cyclone® V GT FPGA Intel® Arria® 10 GT FPGA Arria® V ST SoC FPGA Intel® Arria® 10 GX FPGA Intel® Stratix® 10 TX FPGA Cyclone® V SE SoC FPGA Stratix® IV E FPGA Stratix® IV GX FPGA Arria® V GX FPGA Cyclone® V E FPGA Intel Agilex® 3 FPGAs and SoC FPGAs C-Series Cyclone® V GX FPGA Stratix® V GS FPGA Stratix® V GX FPGA Cyclone® V ST SoC FPGA Intel Agilex® 5 FPGAs and SoC FPGAs D-Series Intel® Stratix® 10 GX FPGA Arria® V GT FPGA Intel® Cyclone® 10 LP FPGA Intel Agilex® 7 FPGAs and SoC FPGAs F-Series Intel® Cyclone® 10 GX FPGA Intel® Stratix® 10 AX SoC FPGA Cyclone® IV E FPGA Stratix® III FPGA D16550 bridge to APB, AHB, AXI bus, it is a soft Core of Universal Asynchronous Receiver/Transmitter (UART), functionally identical to the TL16C550A. It allows serial transmission in two modes – UART and FIFO. In the FIFO mode, internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both, receive and transmit directions. The D16550 performs serial-to-parallel conversion on data characters received from a peripheral device or MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Reported status information includes the type and condition of transfer operations performed by the UART, as well as any error conditions (parity, overrun, framing or break interrupt). The D16550 includes a programmable baud rate generator, which is capable of dividing a timing reference clock input by divisors of 1 to (216-1) and producing a 16 × clock for driving internal transmitter logic. Provisions are also included to use this 16 × clock to drive receiver logic. Our softcore incorporates complete MODEM control capability and a processor-interrupt system. What’s more important, interrupts can be programmed to your requirements, minimizing the computing required to handle the communication link. A separate BAUD CLK line allows setting an exact transmission speed, while UART internal logic is clocked with CPU frequency. During the Synthesis process, configuration capability allows you to enable or disable Modem Control Logic and FIFOs, or change the FIFO’s size. So, in applications with area limitation and where the UART works only in the 16450 modes, disabling Modem Control and FIFOs allow to save about 50% of logic resources. Our trustworthy Core is perfect for applications where the UART core and microcontroller are clocked by the same clock signal and are implemented inside the same ASIC or FPGA chip. We recommend it also for a standalone implementation, where several UARTs are required to be implemented inside a single chip and driven by some off-chip devices. Thanks to a universal interface, the D16550 core implementation and verification are very simple, just by eliminating a number of clock trees in the complete system. Aerospace ASIC Proto Consumer Defense Government Industrial Medical Transportation D16550 - 16550 Configurable UART with FIFO Key Features Software compatible with 16450 and 16550 UARTs a1JUi0000049UArMAM Offering Brief No No No Yes Encrypted Verilog Encrypted VHDL Verilog VHDL Intel® Arria® 10 SX SoC FPGA Cyclone® III FPGA Cyclone® IV GX FPGA Intel Agilex® 5 FPGAs and SoC FPGAs E-Series Intel® MAX® 10 FPGA Cyclone® V SX SoC FPGA Arria® V GZ FPGA Intel Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series MAX® V CPLD Intel Agilex® 7 FPGAs and SoC FPGAs I-Series Arria® V SX SoC FPGA Intel® Stratix® 10 DX FPGA Intel® Stratix® 10 SX SoC FPGA Intel Agilex® 7 FPGAs and SoC FPGAs M-Series Cyclone® V GT FPGA Intel® Arria® 10 GT FPGA Arria® V ST SoC FPGA Intel® Arria® 10 GX FPGA Intel® Stratix® 10 TX FPGA Cyclone® V SE SoC FPGA Stratix® IV E FPGA Stratix® IV GX FPGA Arria® V GX FPGA Cyclone® V E FPGA Intel Agilex® 3 FPGAs and SoC FPGAs C-Series Cyclone® V GX FPGA Stratix® V GS FPGA Stratix® V GX FPGA Cyclone® V ST SoC FPGA Intel Agilex® 5 FPGAs and SoC FPGAs D-Series Intel® Stratix® 10 GX FPGA Arria® V GT FPGA Intel® Cyclone® 10 LP FPGA Intel Agilex® 7 FPGAs and SoC FPGAs F-Series Intel® Cyclone® 10 GX FPGA Intel® Stratix® 10 AX SoC FPGA Cyclone® IV E FPGA Stratix® III FPGA Yes Yes 25.1.1 Offering Brief Production a1JUi0000049UArMAM What's Included a1JUi0000049UArMAM HDL Source Code Ordering Information D16550 a1JUi0000049UArMAM Production Intellectual Property (IP) a1MUi00000BO8rgMAD a1MUi00000BO8rgMAD Select 2025-12-11T19:14:40.000+0000 D16550 - 16550 Configurable UART with FIFO Partner Solutions