Why do I get warning message (19238) and error message (19192) in FPGA configuration with Intel® Stratix® 10 E-tile Hard IP for Ethernet Intel® FPGA IP example design ? - Why do I get warning message (19238) and error message (19192) in FPGA configuration with Intel® Stratix® 10 E-tile Hard IP for Ethernet Intel® FPGA IP example design ? Description Due to a problem with the Intel® Stratix® 10 E-tile Hard IP for Ethernet Intel® FPGA IP example design targetting the Intel® Stratix® 10 TX Signal Integrity Development Kit, FPGA configuration will fail with following warning and error message. Warning message (19238): "Incomplete power management settings for a VID device" error message (19192): " Power management settings are not set up appropriately on VID part" Resolution To work around this problem, add the required SmartVID Quartus Settings File( .qsf ) assignments into the <example design>/hardware_test_design/alt_ehipc3.qsf file to avoid FPGA configuration failure set_global_assignment -name USE_PWRMGT_SCL SDM_IO14 set_global_assignment -name USE_PWRMGT_SDA SDM_IO11 set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER" set_global_assignment -name PWRMGT_BUS_SPEED_MODE "400 KHZ" set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 47 set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 48 set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00 set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00 set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00 set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00 set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00 set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00 set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE ON set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "AUTO DISCOVERY" set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS This problem has been fixed starting in the Intel® Quartus® Prime Pro software version 18.1. Custom Fields values: ['novalue'] Troubleshooting FB: 587858; True ['Ethernet'] ['FPGA Dev Tools Quartus® Prime Software Pro'] 18.1 18.0 ['Stratix® 10 FPGAs and SoCs'] ['novalue'] ['novalue'] ['novalue'] - 2021-08-25

external_document