Warning (169177): <number> pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems - Warning (169177): <number> pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems Description You may see the above warning when you assign 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards to input pins in Intel® MAX® 10 devices. This auto-generated message in the Intel Quartus® Prime Edition Software cannot be removed. Resolution Ignore the warning. Custom Fields values: ['novalue'] Troubleshooting FB: 549805; False ['novalue'] ['FPGA Dev Tools Quartus® Prime Software QUARTUS-ALITE', 'FPGA Dev Tools Quartus® Prime Software Standard'] novalue 17.1 ['MAX® 10 10 FPGAs'] ['novalue'] ['novalue'] ['novalue'] - 2023-01-16

external_document