Partitioned Design Compilation Error - Partitioned Design Compilation Error Description Partitioned designs that use the DDR2 SDRAM Controller fail compilation at cke and odt pins. This issue affects all designs that use the DDR2 SDRAM Controller. Your design fails to compile. Resolution To compile your design successfully, in the .qsf file add the following command: set_instance_assignment -name REMOVE_DUPLICATE_REGISTERS OFF -to "ddr2_ctrl:ddr2_ctrl_ddr_sdram|ddr2_ctrl_auk_ddr_sdram: ddr2_ctrl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cke" This issue will not be fixed. Custom Fields values: ['novalue'] Troubleshooting novalue True ['novalue'] ['FPGA Dev Tools Quartus II Software'] novalue 10.0 ['Programmable Logic Devices'] ['novalue'] ['novalue'] ['novalue'] - 2021-08-25

external_document