FPGA Modular Multipliers using Hybrid Reduction Techniques - In this paper we propose a modular multiplication implementation based on a multi-stage hybrid reduction technique. Our proposed approach uses a parameterized number of multiplier-based reduction stages followed by a memory-based reduction. - 2026-07-06

Version

1.0

Product Type

Device Families > Stratix Families > Stratix 10

Device Families > Agilex Families > Agilex 7 > F-Series

Device Families > Agilex Families > Agilex 7 > I-Series

Device Families > Agilex Families > Agilex 7 > M-Series

Resource Type

Documentation > White Papers

Source Name

UD