Correctly Rounded Floating-Point Division for DSP-enabled FPGAs White Paper - Floating-point division is a very costly operation in FPGA designs. High-frequency implementations of the classic digit-recurrence algorithms for division have long latencies (of the order of the number fraction bits) and consume large amounts of logic. - 2012-03-31
floating-point-division-for-dsp-fpga.pdf
- Version
- 1.0
- Product Type
- Device Families > Cyclone Families > Cyclone V
- Device Families > Stratix Families > Stratix V
- Device Families > Arria Families > Arria V
- Resource Type
- Documentation > White Papers
- Source Name
- UD