Design Example Using the altlvds IP Core & the External PLL Option in Stratix® II Devices - A project containing a complete design example illustrating connections between the external fast PLL and the altlvds receive IP Core. - 2006-03-03
an409.pdf
- Version
- 1.0
- Product Type
- Resource Type
- Documentation > Application Notes
- Source Name
- UD