Arria® V Timing Optimization Guidelines - This document presents timing optimization guidelines for a set of identified critical timing path scenarios in Arria® V FPGA designs. - 2011-11-02
an652.pdf
- Version
- 1.0
- Product Type
- Device Families > Arria Families > Arria V
- Resource Type
- Documentation > Application Notes
- Source Name
- UD