MCDMA example design linux driver - MCDMA example design linux driver
I have designed the INTEL FPGA Stratix 10GX H tile 1SG280HU2F50 with example design MCDMA IP H tile PCIe,It was generated and compiled successfully.I have build and loaded the driver in Arm based processor Nvidia Jetson Xavier board.It was successfully loaded the character driver.Issue i am facing is that insmod of ifc_mcdma_chardev is showing loaded but no entry in /dev/ . 0005:01:00.0 Unassigned class [ff00]: Altera Corporation Device 1234 (rev 01) Subsystem: Dawicontrol Computersysteme GmbH Device abcd Flags: fast devsel, IRQ 255 Memory at 1c00000000 (64-bit, prefetchable) [disabled] [size=4M] Memory at 1c00400000 (64-bit, prefetchable) [disabled] [size=4M] Capabilities: <access denied> there is no details of kernel driver. i am trying to test DMA transfer with example application.kindly provide the solution.
Replies:
Re: MCDMA example design linux driver
Hi We have not hear from you and this Case is idling. It is not recommended to idle for too long. Therefore following our support policy, I have to put this case in close status. My apologies if any inconvenience caused Hence, This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you If you feel your support experience was less than a 9 or 10, please allow me to correct it before closing or let me know the cause so that I may improve your future support experience. Regards, Wincent_Intel
Replies:
Re: MCDMA example design linux driver
Hi, I wish to follow up with you about this case. Do you have any further questions on this matter ? Else I would like to have your permission to close this forum ticket Regards, Wincent_Intel
Replies:
Re: MCDMA example design linux driver
Hi, It depends exactly which example design you used, but the PIO design is detailed here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/pio-using-mcdma-bypass-mode-01982.html and you'd run the hardware test as shown here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/hardware-test-results-06488.html The traffic generator checker is detailed here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/traffic-generator-and-checker.html The MCDMA Custom Driver is detailed here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/mcdma-custom-driver.html BAM Test is detailed here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/bam-test-91140.html BAS Test here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/bas-test-97278.html Likewise the DPDK Pol Mode Driver is detailed here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/mcdma-dpdk-poll-mode-driver.html BAM test here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/bam-test-09325.html BAS test here: https://www.intel.com/content/www/us/en/docs/programmable/683517/21-4/bas-test-02044.html Regards, Wincent_Intel - 2022-11-08
external_document