Scalable Ultra-High Throughput 8/10/12-bit JPEG Encoder with Video Rate Control - The UHT-JPEG-E core from Alma Technologies is an ultra-high throughput 8-bit Baseline and 10/12-bit Extended hardware JPEG encoder with optional video rate control functionality. Alma Technologies designs, markets, sells and supports high-quality, innovative and feature-rich semiconductor IP products since 2001. A certified Quality Management System in line with the EN ISO… Arria® V GT FPGA Arria® V GX FPGA Arria® V GZ FPGA Arria® V ST SoC FPGA Arria® V SX SoC FPGA Cyclone® V E FPGA Cyclone® V GT FPGA Cyclone® V GX FPGA Cyclone® V SE SoC FPGA Cyclone® V ST SoC FPGA Cyclone® V SX SoC FPGA Intel Agilex® 3 FPGAs and SoC FPGAs C-Series Intel Agilex® 5 FPGAs and SoC FPGAs D-Series Intel Agilex® 5 FPGAs and SoC FPGAs E-Series Intel Agilex® 7 FPGAs and SoC FPGAs F-Series Intel Agilex® 7 FPGAs and SoC FPGAs I-Series Intel Agilex® 7 FPGAs and SoC FPGAs M-Series Intel Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series Intel® Arria® 10 GT FPGA Intel® Arria® 10 GX FPGA Intel® Arria® 10 SX SoC FPGA Intel® Cyclone® 10 GX FPGA Intel® Cyclone® 10 LP FPGA Intel® Stratix® 10 AX SoC FPGA Intel® Stratix® 10 DX FPGA Intel® Stratix® 10 GX FPGA Intel® Stratix® 10 SX SoC FPGA Intel® Stratix® 10 TX FPGA Stratix® V GS FPGA Stratix® V GX FPGA The UHT-JPEG-E core from Alma Technologies is an ultra-high throughput 8-bit Baseline and 10/12-bit Extended hardware JPEG encoder with optional video rate control functionality, designed to provide all the power needed in modern image and video compression applications. The core is scalable and it is available for Altera FPGA and SoC based designs. This JPEG encoder IP core is fully compliant to the ITU T.81 specification and supports encoding of 4:4:4, 4:2:2, 4:2:0 and 4:0:0 (grayscale) images or video streams, in 8-, 10- or 12-bit per component color depth. The UHT-JPEG-E can be implemented using only on-chip memory resources, while using off-chip memory too is also a supported option. Designed with a user configurable architecture, the encoder scales to offer a sustained encoding throughput from 1 to 32 samples per clock cycle. The UHT-JPEG-E uses a single uncompressed data input interface - accepting raster scan pixels - and produces a single, ready-to-use and fully compliant JPEG stream output. The encoder employs also a video rate control encoding option, making it a suitable fit for bandwidth or storage constrained video applications. Aerospace Consumer Defense Industrial Medical Broadcast Studio CDNs (DCC) Scalable Ultra-High Throughput 8/10/12-bit JPEG Encoder with Video Rate Control Key Features Ultra-high throughput using scalable and transparent parallel processing Offering Brief No No No No VHDL Arria® V GT FPGA Arria® V GX FPGA Arria® V GZ FPGA Arria® V ST SoC FPGA Arria® V SX SoC FPGA Cyclone® V E FPGA Cyclone® V GT FPGA Cyclone® V GX FPGA Cyclone® V SE SoC FPGA Cyclone® V ST SoC FPGA Cyclone® V SX SoC FPGA Intel Agilex® 3 FPGAs and SoC FPGAs C-Series Intel Agilex® 5 FPGAs and SoC FPGAs D-Series Intel Agilex® 5 FPGAs and SoC FPGAs E-Series Intel Agilex® 7 FPGAs and SoC FPGAs F-Series Intel Agilex® 7 FPGAs and SoC FPGAs I-Series Intel Agilex® 7 FPGAs and SoC FPGAs M-Series Intel Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series Intel® Arria® 10 GT FPGA Intel® Arria® 10 GX FPGA Intel® Arria® 10 SX SoC FPGA Intel® Cyclone® 10 GX FPGA Intel® Cyclone® 10 LP FPGA Intel® Stratix® 10 AX SoC FPGA Intel® Stratix® 10 DX FPGA Intel® Stratix® 10 GX FPGA Intel® Stratix® 10 SX SoC FPGA Intel® Stratix® 10 TX FPGA Stratix® V GS FPGA Stratix® V GX FPGA No Yes 24.3.1 Offering Brief Production a1JUi0000049U5jMAE What's Included Pre-synthesized and verified Netlist for FPGA and SoC devices Ordering Information UHT-JPEG-E a1JUi0000049U5jMAE Production Intellectual Property (IP) a1MUi00000BO8r9MAD a1MUi00000BO8r9MAD Select 2025-12-19T20:10:01.000+0000 The UHT-JPEG-E core from Alma Technologies is an ultra-high throughput 8-bit Baseline and 10/12-bit Extended hardware JPEG encoder with optional video rate control functionality. Partner Solutions - 2026-03-10
external_document