Some RapidIO II IP Core Capture Registers Do Not Update Correctly From User Logic - Some RapidIO II IP Core Capture Registers Do Not Update Correctly From User Logic Description The Logical/Transport Layer Control Capture CSR (offset 0x31C) FTYPE and TTYPE fields and the Logical/Transport Layer Device ID Capture CSR (offset 0x318) fields should update with the values that user logic writes with the following input signals: external_capture_destinationID_wr external_capture_destinationID_in external_capture_sourceID_wr external_capture_sourceID_in external_capture_ftype_wr external_capture_ftype_in external_capture_ttype_wr external_capture_ttype_in However, the register fields do not update as expected. Resolution This issue has no workaround. This issue is fixed in version 14.0 of the RapidIO II MegaCore function. Custom Fields values: ['novalue'] Troubleshooting novalue True ['novalue'] ['FPGA Dev Tools Quartus II Software'] 14.0 12.1 ['Programmable Logic Devices'] ['novalue'] ['novalue'] ['novalue'] - 2021-08-25

external_document