Why are some pins of adjacent banks placed on different edges of the package? - Why are some pins of adjacent banks placed on different edges of the package?
Description Due to the physical packaging requirements, you may see pins from adjacent banks on different edges of the package. The I/O banks are adjacent and adhere to the design rules of adjacent banks.
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['novalue']
['novalue']
novalue
novalue
['Arria® 10 GT FPGA', 'Arria® 10 GX FPGA', 'Arria® 10 SX FPGA']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document