Why there is an error in Intel® Quartus® Prime Pro Edition Software version 21.1 for Intel Agilex® 7 DDR4 IP EMIF Traffic Generator 2 when configured to have 1 read cycle and 1 write cycle within a loop? - Why there is an error in Intel® Quartus® Prime Pro Edition Software version 21.1 for Intel Agilex® 7 DDR4 IP EMIF Traffic Generator 2 when configured to have 1 read cycle and 1 write cycle within a loop? Description You may encounter an error in Intel Agilex® 7 DDR4 IP EMIF Traffic Generator 2 when configured to have 1 read cycle and 1 write cycle within a Loop with initializing the read-write/loop idle counters. Due to incorrect idle periods from the write cycle to the read cycle and vice versa. To work around this issue, change how the counters are initialized after a new loop. Resolution This problem is planned to be fixed starting with the Intel® Quartus® Prime Pro Edition Software version 20.4 onwards. Custom Fields values: ['novalue'] Troubleshooting 14012681926 False ['External Memory Interfaces Debug Component IP'] ['FPGA Dev Tools Quartus® Prime Software'] 21.1 21.1 ['Agilex™ FPGA Portfolio'] ['Altera® FPGA Programming Software'] ['novalue'] ['novalue']