Cyclone V SoC Unused Pin - Cyclone V SoC Unused Pin Hello, I am attempting to design a PCB based around an Intel Cyclone V SoC and am struggling to figure out the unused pin connectivity. The Intel Pin Connection Guideline for the DIFFIO_TX pins directs me to "Connect unused pins as defined in the Quartus Prime software." and I have configured the unused pins in Quartus to be "As Input Tri-Stated with Weak Pull-up" but I'm not sure how to implement that in the actual PCB schematic. I am assuming I can leave the pin floating as it with be internally pulled up to the IO VCC and the SoC shouldn't be using it for any logical input but I would like someone to confirm this or direct me to any resources that could help me confirm this. Thank you for your help and have a nice day! -Bradley Replies: Re: Cyclone V SoC Unused Pin Thank you for your response! Replies: Re: Cyclone V SoC Unused Pin Hi, I believe below is the answer to your questions: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd10192006_240.html#:~:text=better%20noise%20immunity.-,If%20you%20set%20the%20unused%20pins%20as%20%22inputs%20tri%2Dstated,and%20prevent%20it%20from%20floating . - 2020-12-14

external_document