Why does the O-RAN Intel® FPGA IP "TX_TOTAL" register (0xD9 & 0xDA) not count packets as per the O-RAN Specification? - Why does the O-RAN Intel® FPGA IP "TX_TOTAL" register (0xD9 & 0xDA) not count packets as per the O-RAN Specification?
Description Due to a problem in the O-RAN Intel® FPGA IP Webcore version 22.3 and earlier, the TX_TOTAL register of O-RAN Intel® FPGA IP incorrectly counts packets received from the O-RAN Intel® FPGA IP Application Interface. As per the O-RAN specification for UL TX, the TX_TOTAL register should only count packets sent via the O-RAN Intel® FPGA IP Transport Interface. Resolution This problem has been fixed in Webcore version 23.2 of the O-RAN Intel® FPGA IP.
Custom Fields values:
['novalue']
Errata
16020503634
False
['Interfaces']
['FPGA Dev Tools Quartus® Prime Software Pro']
23.2
22.3
['Agilex™ 7 FPGAs and SoCs', 'Arria® 10 FPGAs and SoCs', 'Stratix® 10 FPGAs and SoCs']
['novalue']
['novalue']
['novalue'] - 2023-05-17
external_document