Why does the  Agilex™ 7 FPGA, Stratix® 10 FPGA, and Arria® 10 FPGA HPS EMAC RX become unresponsive? - Why does the  Agilex™ 7 FPGA, Stratix® 10 FPGA, and Arria® 10 FPGA HPS EMAC RX become unresponsive? Description Due to an issue in the Quartus® Prime Pro Edition Software version 25.3 and earlier, the Agilex™ 7 FPGA, Stratix® 10 FPGA, and Arria® 10 FPGA HPS EMAC RX may become unresponsive for the following network conditions:​ Line Rate: 1Gbps​ Packet Types: Back-to-back (b2b) packets, multicast packets, or any packet with the least significant bit (LSB) set to '1' in the header of the next packet​ Feature: Hardware Timestamp for Precision Time Protocol (PTP) enabled. When receiving network packets with the above conditions, the EMAC interface may become blocked, as indicated by the EMAC DMA Register 5 (Status Register) (dmagrp_status at offset 0x1014). The signature of this error is when the following bits are set in the Status Register: Bit 19:17: “3'b100: SUSPEND - Suspended: Receive Descriptor Unavailable” Bit 22:20: “3'b110: SUSPTX - Suspended; Transmit Descriptor Unavailable or Transmit Buffer Underflow” Bit 25:23: “0 0 0: Error during Rx DMA Write Data Transfer” The issue occurs when the status of an earlier packet has not yet been forwarded, and bit 0 of the first word of the next packet read from the Rx FIFO has a value of ‘1’. This sequence causes the internal state machine to hang. The issue can be triggered by sending User Datagram Protocol (UDP) data packets and PTP traffic with hardware timestamping enabled on the device. Resolution To work around this issue for 1Gbps line rate, it is recommended to use software-based timestamping instead of the hardware timestamp feature.​ If hardware PTP is required, use 10Mbps or 100Mbps line rate. For other use cases that match this error signature, try with 10Mbps/100Mbps line rate. Additional Information This problem has no plan to be fixed in the future release of the Quartus® Prime Pro Edition Software. Custom Fields values: ['novalue'] Troubleshooting 15017340633,15017967640,15017967690 False ['novalue'] ['FPGA Dev Tools Quartus® Prime Software Pro'] novalue 25.3 ['Agilex™ 7 FPGAs and SoCs', 'Arria® 10 FPGAs and SoCs', 'Stratix® 10 FPGAs and SoCs'] ['novalue'] ['novalue'] ['novalue'] - 2025-10-14

external_document