Error (181011): Incompatible on-chip termination settings detected for pins in the DQS group fed by DQS I/O pin "<QK clock pin>". All pins in group must use the same OCT control block. - Error (181011): Incompatible on-chip termination settings detected for pins in the DQS group fed by DQS I/O pin "<QK clock pin>". All pins in group must use the same OCT control block.
Description Due to a problem in the Quartus® II software, this error may appear when instantiating multiple RLDRAM 3 UniPHY interfaces in the design. Quartus II software assigns the incorrect on-chip termination (OCT) block for the the interface. To verify this issue, in the Compilation Report , go to Fitter > Resource Section > Input pins and scroll to the row with the QK clock. Scroll to the right and verify to which OCT control block the pin is assigned. Resolution The workaround for this error is assigning the correct OCT block with the following QSF assignment: set_instance_assignment -name TERMINATION_CONTROL_BLOCK "<termination control block>" -to <QK pin name> Ensure that all other signals that require termination control blocks have similar QSF assignments. This issue is scheduled to be fixed in a future version of the Quartus II software. Related Articles Error: Could not find a location with: OCT_CAL_BLOCK_ID Error (175005): Could not find a location with: OCT_CAL_BLOCK_ID of <block ID number> (<number of pins> locations affected) How to share OCT between QDRII and QDRII SRAM Controller with UniPHY and DDR3 SDRAM Controller with ALTMEMPHY?
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['novalue']
['novalue']
novalue
novalue
['Arria® V GZ FPGA', 'Stratix® V E FPGA', 'Stratix® V GS FPGA', 'Stratix® V GT FPGA', 'Stratix® V GX FPGA']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document