Why does an Intel® Stratix® 10 device with 400K logic elements fail to enter user mode when configuring the core in CvP mode? - Why does an Intel® Stratix® 10 device with 400K logic elements fail to enter user mode when configuring the core in CvP mode? Description Due to a problem in Intel® Quartus® Prime Pro Edition Software version 20.2 and earlier, when configuring the core of an Intel Stratix® 10 device with 400K logic elements in CvP mode, the device may fail to enter user mode. Resolution This problem has been fixed in the Intel® Quartus® Prime Pro Edition Software version 20.3. To resolve this problem, update the latest device manager firmware for the Intel® Quartus® Prime Pro Edition Software 21.1/21.2/21.3/21.4/22.1/22.2/22.3. The latest device manager firmware is available from the following link: What is the latest device firmware for Intel® Agilex™ and Intel ® Stratix® 10 devices? Custom Fields values: ['novalue'] Troubleshooting 1508062618 True ['novalue'] ['FPGA Dev Tools Quartus® Prime Software Pro'] 20.3 20.2 ['Stratix® 10 FPGAs and SoCs'] ['novalue'] ['novalue'] ['novalue'] - 2023-01-13

external_document