LL 40-100GbE IP Core: Pause Frames with Error(s) are accepted - LL 40-100GbE IP Core: Pause Frames with Error(s) are accepted Description For both standard flow control and priority flow control modes, the pause frames with FCS error or size error will still trigger the IP to pause in TX. Resolution This issue has no workaround. This issue will be fixed in a future version of the Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP core. Custom Fields values: ['novalue'] Troubleshooting FB366691; True ['Ethernet'] ['FPGA Dev Tools Quartus® Prime Software Pro'] novalue 15.1 ['Programmable Logic Devices'] ['novalue'] ['novalue'] ['novalue'] - 2021-08-25

external_document