Arria V Hard IP for PCI Express IP Core Timing Failure on Gen1 x8 Designs in 12.0 SP2 - Arria V Hard IP for PCI Express IP Core Timing Failure on Gen1 x8 Designs in 12.0 SP2
Description Arria V Hard IP for PCI Express IP Core Gen1 x8 variants fail timing closure in version 12.0 SP2 of the Quartus II software. Resolution This issue is fixed in a version 12.1 of the Quartus II software.
Custom Fields values:
['novalue']
Troubleshooting
novalue
True
['novalue']
['FPGA Dev Tools Quartus II Software']
12.1
12.0.2
['Arria® V FPGAs and SoCs']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document