What are the recommended SATA/SAS Signal Detect Preliminary Settings for Arria V GT/GX/ST/SX and Cyclone V GX/SX devices? - What are the recommended SATA/SAS Signal Detect Preliminary Settings for Arria V GT/GX/ST/SX and Cyclone V GX/SX devices?
Description Currently, SATA/SAS characterization for Arria® V GT/GX/ST/SX and Cyclone® V GX/SX devices are preliminary. Prior to availability of final characterization data, follow the recommended Signal Detect settings below: Quartus II QSF Assignment Settings Signal Detect Detection Time RX Vcm Signal Detection Threshold Voltage XCVR_RX_SD_ON XCVR_RX_SD_OFF XCVR_RX_COMMON_ MODE_VOLTAGE XCVR_RX_SD_THRESHOLD i/m Variant X Variant Arria V GT/GX/ST/SX Gen 1 2 2 0.65 V 5 (40 mV) 7 (50 mV) Gen 2 4 2 Gen 3 8 4 Cyclone V GX/SX Gen 1 5 4 0.65 V 5 (40 mV) 7 (50 mV) Gen 2 3 2 Notes: These settings are allowed in Quartus® II software 13.0 DP1 and later versions. You can change the QSF setting with different XCVR_RX_SD_ON and XCVR_RX_SD_OFF values based on your system level testing. Example of signal detect QSF assignment for the Arria V device Gen 3 (6Gbps) and m variant: 1) Enable signal detect circuit set_instance_assignment -name XCVR_RX_SD_ENABLE ON -to < rx_serial_pin name > 2) Setting hysteresis of the detection time set_instance_assignment -name XCVR_RX_SD_ON 8 -to < rx_serial_pin name > (1) set_instance_assignment -name XCVR_RX_SD_OFF 4 -to < rx_serial_pin name > (1) 3) Setting the RX common mode voltage set_instance_assignment -name XCVR_RX_COMMON_MODE_VOLTAGE VTT_0P65V -to < rx_serial_pin name > 4) Setting the detection of threshold voltage set_instance_assignment -name XCVR_RX_SD_THRESHOLD 5 -to < rx_serial_pin name > (1) Note: Refer to Altera Transceiver IP Core User Guide (PDF) for corresponding XCVR_RX_SD_THRESHOLD values and supported XCVR_RX_SD_ON and XCVR_RX_SD_OFF values. Resolution
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['novalue']
['FPGA Dev Tools Quartus II Software']
novalue
13.0
['Arria® V GT FPGA', 'Arria® V GX FPGA', 'Arria® V ST FPGA', 'Arria® V SX FPGA', 'Cyclone® V GX FPGA', 'Cyclone® V SX FPGA']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document