What logic uses the avl_clk clock domain in UniPHY-based external memory controllers? - What logic uses the avl_clk clock domain in UniPHY-based external memory controllers?
Description In the UniPHY-based external memory controllers, the avl_clk clock domain is used by the calibration sequencer logic. It is not used by the Avalon-MM interface or any logic related to this interface. The Avalon-MM interface utilizes the afi_clk clock domain.
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['novalue']
['novalue']
novalue
novalue
['Programmable Logic Devices']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document