Why is the QDRII SRAM UniPHY based controller IP not generating QVLD signal for the interface? - Why is the QDRII SRAM UniPHY based controller IP not generating QVLD signal for the interface? Description QVLD signal is not generated because it is not used by the QDRII SRAM UniPHY based controller IP to determine if the data coming back is valid or not. QDRII SRAM UniPHY based IP uses calibration process to determing the exact read latency i.e. how long does it take for the valid data to come back from the QDRII SRAM device after a read command is given by the IP. Custom Fields values: ['novalue'] Troubleshooting novalue False ['novalue'] ['novalue'] novalue novalue ['Stratix® III FPGAs', 'Stratix® IV E FPGA', 'Stratix® IV GT FPGA', 'Stratix® IV GX FPGA', 'Stratix® V E FPGA', 'Stratix® V GS FPGA', 'Stratix® V GT FPGA', 'Stratix® V GX FPGA'] ['novalue'] ['novalue'] ['novalue']