Is the Ready Latency parameter supported when using the E-Tile Hard IP for Ethernet Intel® FPGA IP Core in 100G mode with PTP enabled? - Is the Ready Latency parameter supported when using the E-Tile Hard IP for Ethernet Intel® FPGA IP Core in 100G mode with PTP enabled? Description Due to a bug in the Intel® Quartus® Prime Pro Edition software the E-Tile Hard IP for Ethernet Intel® FPGA IP Core in 100G mode incorrectly allows the Ready Latency parameter to be selected when PTP mode is enabled. The Ready Latency parameter is not supported in the E-Tile Hard IP for Ethernet Intel® FPGA IP Core in 100G mode if PTP is enabled? When using the E-Tile Hard IP for Ethernet Intel® FPGA IP Core in 100G mode with PTP enabled, the Ready Latency is fixed at zero. Resolution No workaround for this problem exists. This problem has been fixed starting with the v20.2 release of the Intel® Quartus® Prime Pro Edition software by removing the Ready Latency parameter from the IP GUI when PTP mode is selected. Custom Fields values: ['novalue'] Troubleshooting 18010781193 True ['Ethernet', 'Low Latency 100G Ethernet IP for Arria® 10 and Stratix® V'] ['FPGA Dev Tools Quartus® Prime Software Pro'] 20.2 19.4 ['Agilex™ 7 FPGA F-Series', 'Stratix® 10 DX FPGA', 'Stratix® 10 MX FPGA', 'Stratix® 10 TX FPGA'] ['novalue'] ['novalue'] ['novalue']