Stratix V Hard IP for PCI Express Simulation Incorrectly Retransmitting TLPs - Stratix V Hard IP for PCI Express Simulation Incorrectly Retransmitting TLPs
Description The Stratix V Hard IP for PCI Express is retransmitting TLPs before the replay timer has expired leading to duplication of TLPs. This issue only occurs if ACK transmission latencies exceed the PCI Express Specification guidelines which may occur during stress testing. Resolution There is no workaround. This issue is fixed in version 12.0 of the Stratix V Hard IP for PCI Express IP core.
Custom Fields values:
['novalue']
Troubleshooting
novalue
True
['novalue']
['FPGA Dev Tools Quartus II Software']
12.0
11.1
['Stratix® V FPGAs']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document