What is the supported frequency for scanclk and mgmt_clk for the Altera_PLL and Altera_PLL_RECONFIG megafunctions? - What is the supported frequency for scanclk and mgmt_clk for the Altera_PLL and Altera_PLL_RECONFIG megafunctions?
Description The supported frequency for scanclk and mgmt_clk used by the Altera_PLL and Altera_PLL_RECONFIG megafunctions is defined by fDYCONFIGCLK in the respective device Datasheet. fDYCONFIGCLK is the Dynamic Configuration Clock. Related Articles Why does scanclk disappear when enabling both Dynamic Phase Shifting and Dynamic Reconfiguration options in the Altera_PLL megafunction?
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['novalue']
['novalue']
novalue
novalue
['Arria® V GT FPGA', 'Arria® V GX FPGA', 'Arria® V GZ FPGA', 'Arria® V ST FPGA', 'Arria® V SX FPGA', 'Cyclone® V E FPGA', 'Cyclone® V GT FPGA', 'Cyclone® V GX FPGA', 'Cyclone® V SE FPGA', 'Cyclone® V ST FPGA', 'Cyclone® V SX FPGA', 'Stratix® V E FPGA', 'Stratix® V GS FPGA', 'Stratix® V GT FPGA', 'Stratix® V GX FPGA']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document