Do all Cyclone devices phase-locked loops (PLLs) support the external clock output pin PLL[2..1]_OUT? - Do all Cyclone devices phase-locked loops (PLLs) support the external clock output pin PLL[2..1]_OUT?
Description No, the EP1C3 FPGA in the 100-pin thin quad flat pack (TQFP) package and PLL2 of the EP1C6 FPGA in the 144-pin TQFP package do not support an external clock output. Related Articles Do Cyclone devices phase-locked loops (PLLs) support the external feedback mode?
Custom Fields values:
['novalue']
Troubleshooting
novalue
False
['PLL']
['novalue']
novalue
novalue
['Cyclone® FPGAs']
['novalue']
['novalue']
['novalue'] - 2021-08-25
external_document