PCIe Root Port functionality in Arria 10 - PCIe Root Port functionality in Arria 10
In the Arria 10/Cyclone 10 GX Avalon MM Interface for PCIe User Guide (June 2021) Table 2 and Table 11 seem to have contradictory statements about Root Port support. Table 2 says Root Port is supported for both the ST and MM interfaces unless DMA is enabled. In Table 11, at the top of page 26 it says " You can enable the Root Port in the current release. Root Port mode only supports the Avalon-MM interface type, and it only supports basic simulation and compilation. However, the Root Port mode is not fully verified ." So is Root Port mode fully supported or not?
Replies:
Re: PCIe Root Port functionality in Arria 10
Hi, We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you Best regards, KhaiY
Replies:
Re: PCIe Root Port functionality in Arria 10
Hi Sung Lim, Root Port mode is supported in Avalon MM interface and example design generation. Thanks Best regards, KhaiY
Replies:
Re: PCIe Root Port functionality in Arria 10
Hi, The reply only refers to Avalon-ST interface. Is the PCIe root port mode supported in Avalon-MM interface for Arria 10? Thank you, Sung Lim Wideband Systems, Inc.
Replies:
Re: PCIe Root Port functionality in Arria 10
Hi We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you Best regards, KhaiY
Replies:
Re: PCIe Root Port functionality in Arria 10
Hi, Root Port mode is supported in Avalon-ST interface type but example design generation for root port mode is not supported in Avalon-ST interface type. Thanks Best regards, Khai Chein - 2021-08-02
external_document