MAX® 10 FPGA - RSU and Hitless Update Through I2C Design Example - This design example demonstrates an end‑to‑end Hitless Update flow on MAX 10 devices using the internal JTAG interface. A host MAX® 10 FPGA Development Kit (10M50DA) supervises a separate agent MAX 10 device (10M50DD) over I2C, delivering image data and orchestrating the JTAG sequence required to clamp I/Os and reconfigure without disturbing the system. - 2026-02-06

Version

current