Agilex™ 5 FPGA - Hello world and OCM memory test design on Nios® V/c Processor - This example design includes a NIOS V/c embedded processor connected to the OCM and JTAG UART IP. - 2024-11-22

Version

24.2.0