Agilex™ 7 FPGA - Nios® V/m EMIF Data Mover Design - The Nios® V processor IP interacts with the onboard memory (DDR) using an EMIF controller. - 2024-10-29

Version

24.2.0