Stratix® V FPGA – DSP Decimation FIR Using VHDL Design Example - AN639: Inferring Stratix® V DSP Blocks for FIR Filtering Applications contains nine example projects. This is the sixth project: StratixV_DSP_FIR/VHDL/decimation_fir - 2017-03-06

Version

16.1.0