MAX® 10 FPGA – SPI Slave to Six UART Master Design Example - Bridge between a serial peripheral interface (SPI) slave and six UART masters. - 2016-11-06
Version
16.0.0