MAX® 10 FPGA – SDRAM RTL Design Example: Terasic DE10-Lite Board - This design example illustrates a test of the DE10-Lite Board's SDRAM written in Verilog HDL. The memory size of the SDRAM bank tested is 64 MB. - 2017-01-31

Version

16.0.0