Arria® 10 FPGA – FIR Filter for Complex Data and Coefficients Design Example - This design contains a complex-valued finite impulse response (FIR) filter that achieves a clock rate of 1 GHz on an Stratix® 10 FPGA. The associated white paper gives guidelines on how this can be achieved. - 2016-05-17

Version

16.0.0