Arria® 10 FPGA – DisplayPort 4KP60 with Video and Image Processing Pipeline Retransmit Reference Design - This reference design demonstrates the video connectivity IP and the DisplayPort Sink (RX) and Source (TX) functions by video data loop-through Altera®'s Video and Image Processing IP pipeline. - 2017-02-01

Version

16.1.2