Arria® 10 FPGA – Data Word Alignment Calibration with Multiple PHY Lite for Parallel Interfaces IP Cores Design Example - This application note describes a design example demonstrating data alignment calibration using multiple PHY Lite for Parallel Interfaces IP cores. This design example emphasizes read latency configurations using a Nios® II processor. - 2017-03-07

Version

16.1.0