Stratix® 10 FPGA – AN804: Implementing Unsynchronized ADC Multi-Link Design with JESD204B RX IP Core - This design example contains the sample files for the unsynchronized analog-to-digital (ADC) Stratix® 10 FPGA multi-link design for synthesis and simulation. - 2017-12-27

Version

17.1.0