Clocking and PLL User Guide: Agilex™ 3 FPGAs and SoCs - Describes the Agilex™ 3 device programmable clock routing network and I/O PLLs for clock management and synthesis. Includes information about the Clock Control Altera™ FPGA IP and IOPLL FPGA IP. - 2025-04-07

Version

25.1