AXI Multichannel DMA Intel® FPGA IP for PCI Express* User Guide - This document describes how to instantiate, simulate, and compile the GTS Interlaken Intel® FPGA IP. It also includes the functional description, register map, signal descriptions, and test features. - 2025-01-25

Version

24.3.1