Clocking and PLL User Guide Agilex™ 5 FPGAs and SoCs - Describes the Agilex 5 device programmable clock routing network and I/O PLLs for clock management and synthesis. Includes information about the Clock Control FPGA IP and IOPLL FPGA IP . - 2025-11-25

Version

25.1.1