Clocking and PLL User Guide: Agilex™ 5 FPGAs and SoCs - This reference manual describes the interfaces exposed and configured by the options in the Agilex™ 5 hard processor system component by using the Quartus® Prime Pro Edition Platform Designer. - 2024-04-02

Version

24.1