Low Latency 40G Ethernet Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs - Describes the Low Latency 40G Ethernet Intel® FPGA IP design example for Agilex™ 5 FPGAs and SoCs. This design example generates the necessary files to simulate and compile the design. - 2025-01-25

Version

24.3.1