Low Latency 40G Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs - Describes the Low Latency 40G Ethernet Intel® FPGA IP design example for Agilex™ 5 FPGAs and SoCs. This design example generate the necessary files to simulate and compile the design. - 2024-03-30

Version

24.1-2.1.0