FPGA AI Suite: SoC Design Example User Guide - Describes the Agilex™ 7 FPGA M-Series device programmable clock routing network and I/O PLLs for clock management and synthesis. Includes information about the Clock Control Intel® FPGA IP and IOPLL Intel® FPGA IP. - 2024-03-28

Version

2024.1