F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide - Describes use of the NoC subsystem implemented as hard blocks in Agilex™ 7 M-Series FPGAs for interfacing with high-bandwidth memory and external memory interfaces. - 2024-04-08

Version

24.1-5.0.0