In certain use cases,
you may want to select your own master clock channel. This section describes
how to select your own master clock channel from the dynamic reconfiguration
group.
Select your
own master clock channel
if
you do not want to use
the default System PLL DIV2 clock for dynamic
reconfiguration.
In such
cases,
be aware of the following points when you select and assign the master clock channel for your
design:
- The master clock channel of your dynamic reconfiguration group must be up and stable at all the times for the dynamically reconfigurable streams in your design that use that master clock channel.
- When you dynamically reconfigure the stream that provides the master clock channel, the clock becomes temporarily unavailable. This causes all other streams that use this master clock channel to fail.
Select the master clock channel for your dynamic reconfiguration design using a stream that is not dynamically reconfigured independently from other streams in your design to provide a stable master clock channel.
For example, in a four stream design, if you select
Stream
0
as the master clock channel, then either this stream:
- Cannot be reconfigured
- Cannot be reconfigured independently from the other three streams in your design. This requires the reconfiguration of all four streams together.
If neither of these conditions can be met, you must instantiate another PHY in your design and use it to provide the master clock channel by using the IP_RECONFIG_GROUP_MASTER_CLOCK_CHANNEL QSF assignments provided in Dynamic Reconfiguration QSF Settings.