F-Tile SDI II IP Design Example User Guide - Describes the SDI II IP design example for Agilex 7 F-Tile devices. - 2026-04-24

Version: 26.1

1. F-Tile SDI II IP Design Example Quick Start Guide
1.1. SDI II Design Example Directory Structure
1.2. Generating a GTS SDI II Design
1.3. Simulating the Design
1.4. Compiling and Testing the Design in Hardware
1.5. SDI II Design Example Parameters
1.5.1. Design Example Presets
1.5.2. Debugging Feature
1.5.2.1. F-Tile Transceiver Toolkits Debugging Feature
2. Design Example Detailed Description
2.1. Features
2.2. Hardware and Software Requirements
2.3. Functional Description
2.3.1. Design Components
2.3.2. Clocking Scheme
2.3.2.1. Clocking Scheme Components
2.4. Simulation
2.4.1. SDI II Design Example Testbench Components
2.4.2. Test Description
2.5. Hardware Testing
2.5.1. Parallel loopback
2.5.2. Serial loopback
2.6. Interface Signal
3. Design Limitation and Known Issues
4. F-Tile SDI II IP Design Example User Guide Archives
5. Document Revision History for the F-Tile SDI II IP Design Example User Guide

Back to home page